XC3S700AN-5FGG484C
Spartan-3AN FPGA Family
  • QUANTITY
  • 0
  • Lead Time:
  • D/C [Date Code]:
  • N/A
  • Packing Condition:

Features

• The new standard for low cost nonvolatile FPGA solutions
• Eliminates traditional nonvolatile FPGA limitations with the
advanced 90 nm Spartan-3A device feature set
• Memory, multipliers, DCMs, SelectIO, hot swap, power
management, etc.
• Integrated robust configuration memory
• Saves board space
• Improves ease-of-use
• Simplifies design
• Reduces support issues
• Plentiful amounts of nonvolatile memory available to the user
• Up to 11+ Mb available
• MultiBoot support
• Embedded processing and code shadowing
• Scratchpad memory
• Robust 100K Flash memory program/erase cycles
• 20 years Flash memory data retention
• Security features provide bitstream anti-cloning protection
• Buried configuration interface
• Unique Device DNA serial number in each device for design Authentication to prevent unauthorized copying
• Flash memory sector protection and lockdown
• Configuration watchdog timer automatically recovers from configuration errors
• Suspend mode reduces system power consumption
• Retains all design state and FPGA configuration data
• Fast response time, typically less than 100 μs
• Full hot-swap compliance
• Multi-voltage, multi-standard SelectIO™ interface pins
• Up to 502 I/O pins or 227 differential signal pairs
• LVCMOS, LVTTL, HSTL, and SSTL single-ended signal standards
• 3.3V, 2.5V, 1.8V, 1.5V, and 1.2V signaling
• Up to 24 mA output drive
• 3.3V ±10% compatibility and hot swap compliance
• 622+ Mb/s data transfer rate per I/O
• DDR/DDR2 SDRAM support up to 400 Mb/s
• LVDS, RSDS, mini-LVDS, PPDS, and HSTL/SSTL differential I/O
• Abundant, flexible logic resources
• Densities up to 25,344 logic cells
• Optional shift register or distributed RAM support
• Enhanced 18 x 18 multipliers with optional pipeline
• Hierarchical SelectRAM™ memory architecture
• Up to 576 Kbits of dedicated block RAM
• Up to 176 Kbits of efficient distributed RAM
• Up to eight Digital Clock Managers (DCMs)
• Eight global clocks and eight additional clocks per each half of device, plus abundant low-skew routing
• Complete Xilinx® ISE® and WebPACK™ software development system support
• MicroBlaze™ and PicoBlaze embedded processor cores
• Fully compliant 32-/64-bit 33 MHz PCI™ technology support
• Low-cost QFP and BGA Pb-free (RoHS) packaging options
• Pin-compatible with the same packages in the Spartan-3A FPGA family

Specifications


Pin Configuration

image

Part Numbering System

image

Part Marking System

image

Ordering Guide

Block Diagram

관련상품